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The development of optically transparent and mechanically flexible electronic circuitry is an essential step in the effort to develop
next-generation display technologies, including ‘see-through’ and conformable products. Nanowire transistors (NWTs) are of
particular interest for future display devices because of their high carrier mobilities compared with bulk or thin-film transistors
made from the same materials, the prospect of processing at low temperatures compatible with plastic substrates, as well as their
optical transparency and inherent mechanical flexibility. Here we report fully transparent In2O3 and ZnO NWTs fabricated on
both glass and flexible plastic substrates, exhibiting high-performance n-type transistor characteristics with 82% optical
transparency. These NWTs should be attractive as pixel-switching and driving transistors in active-matrix organic light-emitting
diode (AMOLED) displays. The transparency of the entire pixel area should significantly enhance aperture ratio efficiency in
active-matrix arrays and thus substantially decrease power consumption.
In view of the inherent limitations of silicon-based electronic
circuits and the demand for portable display/communication/
computational/identification products, the development of high-
performance transparent devices is the focus of much activity. The
availability of optically transparent and mechanically flexible
electronic circuitry could open the door to next-generation display
technologies, including ‘see-through’ and conformable products.
Poly-silicon thin-film transistors (poly-Si TFTs) and amorphous-
silicon thin-film transistors (a-Si TFTs) are widely used to fabricate
commercial displays1–3, but their lack of transparency limits their
utility in transparent device applications. In this regard, recent
transparent transistor research efforts have focused on enhancing
transparency and flexibility while maintaining or enhancing key
TFT performance metrics. There have been several recent reports
of transparent transistors fabricated with ZnO, SnO2, In2O3 or
other semiconducting oxide thin films, or with carbon nanotube
networks as the active channel layers and opaque source and drain
metals, or with carbon nanotube films and transparent
source/drain electrodes4–11. However, there have been no reports
of fully transparent oxide nanowire transistors (NWTs) fabricated
with all-transparent gate and source/drain electrodes and
displaying high transistor performance.
In2O3 and ZnO nanowires are particularly promising
candidates for transistor active channels satisfying these
requirements because they are both transparent and mechanically
robust/flexible. Furthermore, indium-tin oxide (ITO) and
indium-zinc oxide (IZO) are attractive transparent conductors
for gate and source/drain electrodes12–14. In addition to
transparency, transistor performance metrics such as high on-
current (Ion), high on/off current ratio (Ion/Ioff ), high field-effect
mobility (meff ), steep subthreshold slope (S) and small threshold
voltage (VT) variation during transistor operation are required to
realize commercially viable logic circuits and display devices.
Recent studies of NWTs have reported stable, high-
performance transistor characteristics rivalling or surpassing those
of a-Si and poly-Si TFTs, especially for meff and S (refs 15–18).
The mobility observed in the present study exceeds the typical
bulk mobility19 reported for In2O3 as well as the reported
mobility9 in transparent In2O3 thin-film transistors. Similar
phenomena, that is, nanowire mobilities exceeding bulk
mobilities, have been reported in a number of materials16–18.
Although the exact mechanisms for this are not completely clear,
the quasi-one-dimensional nature of nanowires may play a
significant role in terms of reducing low-angle carrier
scattering20–24. The use of preformed nanowires allows low-
temperature device processing, which is essential for applications
such as circuits fabricated on plastic substrates.
The present results build on recent NWTstudies indicating that
the desired semiconductor properties can be achieved and that
post-treatments such as ozone and electrical stressing further
enhance device performance25. Here, we report fully transparent
NWTs fabricated using all-transparent In2O3 and ZnO nanowire
active channels, Al2O3 gate insulators, ITO source/drain
electrodes and IZO gate electrodes. The representative In2O3
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NWTs on glass substrates exhibit n-type transistor characteristics
with 82% visible transparency, and meff varies from
approximately 514 to 300 cm2 V21 s21 as the gate bias is
increased from 0 V to 2 V. The representative ZnO NWTs on
glass substrates exhibit 83% visible transparency, with meff
varying from 96 to 70 cm2 V21 s21 over the gate bias range of
0–3 V. Fully transparent and mechanically flexible In2O3 NWTs
with optical transmission of 81% are also fabricated on PET
plastic substrates, with meff  120–167 cm2 V21 s21 over the
reported gate bias range. We show here that the excellent
transparency and semiconducting properties of In2O3 and ZnO
nanowires combined with Al2O3 as the gate insulator, and with
ITO and IZO contacts, affords high-performance NWTs that are
attractive candidates for future flexible transparent
display applications.
EXPERIMENTAL RESULTS AND DISCUSSION
A cross-sectional view of the fully transparent NWT structure with
an individually addressed bottom gate is shown in Fig. 1a. The
structure consists of a SiO2 buffer layer, a patterned IZO gate
electrode, an atomic layer deposition (ALD)-derived high-k
Al2O3 gate insulator, a single-crystal semiconducting In2O3
(ref. 26) or ZnO (ref. 27) nanowire for the active channel,
and ITO for the source/drain electrodes. No further passivation
layers are used, so the dielectric above the nanowire is air.
Figure 1b shows a top view of an NWT device, including all
transparent components. Field-emission scanning electron
microscope (FE-SEM) images of single In2O3 and ZnO
nanowires between source and drain electrodes are shown in
Fig. 1c,d, respectively. The corresponding nanowire diameters
and lengths (D/L) of single In2O3 or ZnO nanowires addressed
between source and drain on the glass substrates are 20 nm/
1.80 mm and 120 nm/1.66 mm, respectively.
Figure 2a shows the gate and drain leakage currents of a
representative In2O3 NWT device for the bias configurations
shown in the inset. Note that the drain leakage current here is
the summation of the body current leakage of the In2O3
nanowire (40 pA at 2 V) and the leakage current through the
gate dielectric (1 pA at 2 V). The Al2O3 gate dielectric exhibits
excellent insulating properties, with an electrical breakdown field
of .8 MV cm21 (ref. 28) and a dielectric constant of 9. The
thin Al2O3 gate dielectric allows the channel potential to be
modulated at a relatively low gate voltage without significant gate
leakage, resulting in a steep S and a high Ion/Ioff. Figure 2b shows
linear-scale and log-scale drain current versus gate–source
voltage (Ids–Vgs) characteristics for the same In2O3 NWT at
Vd ¼ 0.5 V before 2 min of ozone treatment (black squares) and
after 2 min of ozone treatment (red solid line). Ozone treatments
for 2 min resulted in significant device performance
enhancement in terms of S, VT and Ion. Compared with as-
fabricated devices, S was reduced from 600 mV dec21 to
160 mV dec21, along with improvement in Ion/Ioff (1  106),
and a shift in VT from 21.16 V to 20.27 V. The improvement in
S is due to change in terms of a reduction in the interfacial trap
states and in fixed surface charge states25. Ozone treatment not
only removes defects and contamination from the nanowire
surface, but also changes the work function29,30. Ozone is also
expected to increase the density of oxygen vacancies near the
nanowire surface. Because oxygen vacancies act as donor
states31,32, this should increase nanowire conductivity. Although
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Figure 1 Fully transparent NWTs. a, Cross-sectional view of fully transparent NWT device structures consisting of a SiO2 buffer layer (500 nm), patterned IZO
gate electrode (120 nm), ALD-deposited Al2O3 gate insulator (18 nm), a single In2O3 nanowire (D  20 nm) or ZnO nanowire (D  120 nm) for the active channel,
and ITO for the source/drain electrodes (120 nm). b, Top-view FE-SEM images of the devices. The IZO gate overlaps with the ITO source/drain electrodes to
improve transistor performance with coverage all nanowire channel. Scale bar represents 100 mm. c, Top-view SEM of a single In2O3 nanowire region
(D/L  20 nm/1.80mm). Scale bar represents 1.5mm. d, Top-view SEM of a single ZnO nanowire region (D/L  120 nm/1.66mm). Scale bar represents 1.5mm.
ARTICLES
nature nanotechnology | VOL 2 | JUNE 2007 | www.nature.com/naturenanotechnology 379
Black plate (380,1)
are more complex, the basic crystal structures are sufficiently
similar to those of In2O3 and ZnO to reasonably expect that the
In2O3 and ZnO nanowire work functions will increase similarly
upon ozone treatment30,33. Thus, the source/drain–nanowire
contact should not significantly change with ozone treatment.
However, because the ozone treatment plausibly reduces
nanowire surface dangling bonds and carbon contamination, and
forms an oxygen vacancy-rich surface, the transistor
characteristics including Ion/Ioff , S and VT should be enhanced
34.
Figure 2c shows Ids–Vgs curves for another device during four
successive sweeps from 22 V to þ2 V, illustrating the excellent
stability of the In2O3 NWT. The Ids–Vgs curves are comparable
following bias sweeps, with consistent Ion/Ioff , S and VT values.
Furthermore, for the same device, Ids–Vgs curves were swept
from negative gate voltage (Vg(–)) to positive gate voltage
(Vg(þ)) and back to Vg(–) as shown in Fig. 2d. Over this bias
range, the hysteresis is modest, which illustrates the excellent
quality of the Al2O3 gate insulator and indicates negligible charge
trapping and detrapping in the gate insulator. Note that the
nanowire channel active regions are not passivated in these devices.
Figure 3a,c shows the Ids–Vgs characteristics for representative
single In2O3 and ZnO NWTs. The In2O3 device (the same device
as in Fig. 2a,b) exhibits S ¼ 160 mV dec21, Ion/Ioff ¼ 1  106
and VT ¼ –0.27 V. The meff of the representative In2O3 NWT,
deduced from transconductance (gm ¼ dId/dVg), varies from
514 to 300 cm2 V21 s21 as the gate bias is increased from 0 V
to 2 V, following a trend that is observed in NWTs, TFTs and
MOSFETs. The ZnO NWT device exhibits S ¼ 0.3 V dec21,
Ion/Ioff  1  106 and VT ¼ –0.07 V, and meff varies from 96 to
70 cm2 V21 s21 over the gate bias range of 0 V to 3 V. One
important device performance metric for high-speed and low-
power operation is the S ¼ dVgs/dlogIds (mV dec21). A small S
value is required for switching transistors, ideally approaching
the theoretical limit of 60 mV dec21. The present S values were
extracted from the linear portion of the logIds versus Vgs plot
(Fig. 3a,c). The very small S values in In2O3 and ZnO devices are
comparable to other reports35,36. The drain current versus
drain–source voltage (Ids–Vds) characteristics of fully transparent
single In2O3 and ZnO NWTs are shown in Fig. 3b,d. These
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Figure 2 Characteristics of fully transparent In2O3 NWTs. a, Gate leakage (B, black open squares) and drain leakage (A, red open circles) of the device (shown in
inset). b, The linear-scale and log-scale Ids–Vgs characteristics of an In2O3 NWT at Vd ¼ 0.5 V. Arrows indicate appropriate axis. Data points are shown for the device before
(black squares) and after (red solid line) 2-min ozone treatment. c, The log-scale Ids–Vgs characteristics during ten successive sweeps from 24 V to þ4 V (Vd ¼ 0.5 V).
Black, red, green and blue data points correspond to first, second, third and fourth sweeps, respectively. The time between sweeps is 1 s. d, Measured Ids–Vgs
characteristics showing sweeps from 22 Vg to þ2 Vg (red circles) and from þ2 Vg to 22 Vg (blue squares), as indicated by arrows (Vd ¼ 0.5 V). The bias sweep rate
(dVg/dt) is 2 V s
21.
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behaviour. For the fully transparent In2O3 single NWT device, Ion is
1  1025 mA at Vds ¼ 1.0 V and Vgs ¼ 2.0 V. The Ion of a ZnO
single NWT device is 2 mA at Vds ¼ 1.0 V and Vgs ¼ 2.0 V. The
performance of In2O3 and ZnO NWT devices is comparable to
that of previously reported non-transparent In2O3 and ZnO
NWT devices35–40. Because the extraction procedure for meff
involves uncertainties due to the required capacitance estimation
(see Methods), NWTs can be compared with planar transistors
by comparing the Ion and gm per unit width (gm/W), using the
nanowire diameter as the device width. The In2O3 nanowire
on glass exhibits an Ion density of 600 mA mm21 and a gm/W
of 212 mS mm21. Both values are more than five times higher
than those obtained in previous studies on transparent transistors
using In2O3 thin films, even after adjusting for the differences in
gate lengths and gate capacitance. The single-crystal nature of the
nanowires and the formation of relatively high-quality interfaces
are believed to play key roles in achieving this performance.
The optical transmission spectra through the In2O3 and ZnO
NWT structures, with the substrate absorption removed, are
shown in Fig. 4, showing the optical transmissions to be about
90% for both transistor types. With the substrate included, the
optical transmissions are 82% (In2O3 NWT þ glass substrate)
and 83% (ZnO NWT þ glass substrate) in the 350–1,350 nm
wavelength range. The NWT array regions are 1.0  0.5 inch (the
glass substrate is 1.5  1.0 inch), contain 23,000 NWT device
patterns, and the substrates are entirely covered by the SiO2
buffer layer and the Al2O3 gate insulator. The source/drain
regions and the gate regions cover 45% and 25% of the total
NWT array region, respectively. The optical absorption of the
In2O3 and ZnO nanowires should thus be negligible because
the diameter of the nanowires is small and the area covered by
the nanowires is relatively small compared with the entire NWT
array. The observation of .90% optical transmission indicates
that the transmission losses due to the various layers, including
the nanowires, are negligible, and that visible light can readily
penetrate the dense NWTs. The image in the inset of Fig. 4
shows a transparent In2O3 NWT device structure, with text on an
underlying opaque layer clearly visible.
Fully transparent and flexible In2O3 NWT devices using a
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Figure 3 Characteristics of fully transparent In2O3 and ZnO NWTs. a, The Ids–Vgs characteristic of an In2O3 NWT (D/L  20 nm/1.80mm) at Vd ¼ 0.5 V. Blue, red
and green data points correspond to linear-scale Ids–Vgs, log-scale Ids–Vgs and meff, respectively. Arrows indicate appropriate axis. b, The Ids–Vds characteristic of fully
transparent In2O3 NWTs. Vg ranges from 20.5 V to 2.5 V in 0.5 V steps, with the maximum current observed at Vg ¼ 2.5 V. c, The Ids–Vgs characteristic of ZnO NWTs
(D/L  120 nm/1.66mm) at Vd ¼ 0.5 V. Blue, red and green data points correspond to linear-scale Ids–Vgs, log-scale Ids–Vgs and meff, respectively. Arrows indicate
appropriate axis. d, The Ids–Vds characteristic of fully transparent ZnO NWTs. Vg ranges from 0.0 V to 3.0 V in 0.5 V steps, with the maximum current observed at Vg ¼ 3.0 V.
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DuPont) were also fabricated. A cross-sectional view of the present
fully transparent and flexible In2O3 NWT device structure with an
individually addressed bottom gate is shown in Fig. 5a. D and L for
the single In2O3 nanowires addressed between source and drain on
the plastic substrate are 20 nm and 1.79 mm, respectively. In order
to suppress the leakage current due to tensile/compressive stress of
the plastic substrate during photolithographic processing (up to
130 8C) and gate insulator deposition (up to 2008C), a relatively
thick Al2O3 gate insulator (50 nm) is used. A fully transparent
and flexible In2O3 NWT using In2O3 nanowires as the active
material, ITO as the bottom gate electrodes and ITO as
source/drain electrodes is shown in Fig. 5b. The optical
transmission through the NWT structure and substrate, with
spectra shown in Fig. 5c, is 81% in the 350–1,350 nm
wavelength range. Figure 5d shows the Ids–Vgs characteristic of a
representative single In2O3 NWT on the plastic substrate. Here
S ¼ 0.9 V dec21, Ion/Ioff  1  105, VT ¼ –0.6 V, and meff varies
from 167 to 120 cm2 V21 s21 over the gate bias range of
1–3.5 V. The lower but respectable response characteristics on the
plastic substrate may reflect the effects of high-temperature
deposition (300 8C) and post rapid thermal annealing (500 8C for
30 s in N2). Further optimization efforts are presently in progress.
Possible applications of the present transparent NWTs include




















Figure 4 Optical transmission spectra through entire NWT structures. Blue
and red lines correspond to In2O3 and ZnO NWTs, respectively. The inset shows
the image of a transparent In2O3 NWT substrate having 23,000 devices, showing
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Figure 5 Fully transparent and flexible In2O3 NWTs. a, Cross-sectional view of fully transparent and flexible NWT device structure consisting of a plastic substrate,
patterned ITO gate electrode (120 nm), ALD-deposited Al2O3 gate insulator (50 nm), a single In2O3 nanowire (D/L  20 nm/1.79mm) for the active channel, and ITO for
the source/drain electrodes (120 nm). b, Image of In2O3 NWTs on the plastic substrate, showing the optical clarity and mechanical flexibility. c, Optical transmission
spectrum of region containing In2O3 NWTs on the plastic substrate (ITO(S/D)/In2O3 nanowires/Al2O3 /ITO(G)/plastic substrates). d, The Ids–Vgs characteristic of In2O3 NWTs
at Vd ¼ 0.5 V. Blue, red and green data points correspond to linear-scale Ids–Vgs, log-scale Ids–Vgs and meff, respectively. Arrows indicate appropriate axis.
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aperture ratio is necessary to increase efficiency and reduce power
consumption. For non-transparent transistors, maximizing the
aperture ratio corresponds to minimizing the transistor and
capacitor physical sizes. Transparent transistors would allow
stacking of the drive transistors with the OLEDs, which would
allow a larger transistor size (width/length) and capacitor size
(single or dual capacitors). Device geometries could then be
optimized to improve metrics such as peak luminescence,
Commission Internationale de L’E´clairage (CIE) coordinates and
power consumption. Importantly, the present NWTs exhibit
relatively high performance in comparison with typical TFTs for
display applications, which should allow higher operating speeds
and/or smaller device areas. For instance, in order to produce
white peak luminance of  300 cd m22 (71  213 mm pixel size,
40% aperture ratio, 40% polarizer transmission, 5.1 cd A21 of
red, 13 cd A21 of green, 5.7 cd A21 of blue, and (0.31, 0.32) of
white CIE coordinates) using phosphorescent materials, driving
transistors on RGB pixels must provide 2.44 mA (red),
1.01 mA (green), 1.46 mA (blue) and 3.9 mA (white),
respectively41. Therefore, the present transparent NWTs would be
suitable for switching and driving transistors on such pixels. It is
also expected that the required current for AMOLED operation
will decrease with increasing aperture ratio provided by all-
transparent components. The realization of flexible and
transparent NWTs could also enable high-resolution and low-
power consumption products such as head-up displays. Although
challenges remain in the precise control of nanowire positions
and orientations on large-scale substrates for NWT integration,
promising advances have recently been reported42–45. For
example, one report has demonstrated greater than 90% yield for
the assembly of single-walled carbon nanotubes in desired
positions42. Moreover, nanowire/nanotube networks
(nanomat/nanobundles) are also possible solutions46–48. We
recently reported transistors consisting of up to 22 ZnO
nanowires assembled in parallel and have shown that on-current
levels scale with the number of nanowires and with negligible
degradation in the subthreshold slope49.
CONCLUSIONS
In summary, fully transparent NWTs are fabricated using In2O3
and ZnO nanowires as active channels, Al2O3 as the gate
insulator, ITO as the source/drain electrodes and IZO as the gate
electrodes. The optical transmission of these devices is 82%,
and they exhibit transfer and current versus voltage (I–V)
characteristics comparable to those observed in non-transparent
devices using the same types of nanowires. Fully transparent and
mechanically flexible NWTs are fabricated on plastic substrates
and have an optical transmission of 81%. The combination of
excellent optical transparency and mechanical flexibility of In2O3
and ZnO nanowires, as well as excellent device performance
metrics, make these NWTs an attractive technology for realizing
transparent and flexible circuits. Fully transparent NWTs will not
only increase aperture ratio efficiency in active matrix arrays, but
will also enable low-power consumption as well as transparency
for future display technologies.
METHODS
FABRICATION OF IN2O3 AND ZNO NWT DEVICES
The 500-nm-thick SiO2 was deposited by plasma-enhanced chemical vapour
deposition on Corning 1737 glass substrates and served as a buffer and
planarization layer. Individual gate electrodes were formed by sputtering IZO
(Rsheet ¼ 40 ohms per square) and by ion-assisted deposition (IAD) at room
temperature (Rsheet ¼ 60 ohms per square) and subsequent patterning by
photolithography and etching. An 18-nm-thick layer of Al2O3 was then
deposited using atomic layer deposition at 300 8C in an ASM Microchemistry
F-120 ALCVD system using trimethyl aluminium (Al(CH3)3) (TMA) and water
as precursors. Following Al2O3 deposition, the substrates were annealed at
500 8C for 30 s under N2 to improve the film quality. Next, a suspension of In2O3
or ZnO nanowires in VLSI-grade 2-propanol solution was disbursed on the gate
patterned substrates. Single-crystal semiconducting In2O3 nanowires were
synthesized by a pulsed laser ablation process26, with average diameter and length
of 20 nm and 5 mm, respectively. Powdered ZnO nanowires synthesized by
thermal evaporation and condensation were purchased from Nanolab. The
average diameter and length were 120 nm and 5 mm, respectively, and
microstructural characterization indicated that they were highly crystalline27.
Finally, ITO source/drain electrodes were deposited by IAD at room temperature
and patterned by photolithography. Following source/drain electrode
patterning, the NWTs were subjected to an ozone treatment (UV-Ozone cleaner,
UVO 42-220, Jelight) for 2 min to achieve optimum transistor performance in
terms of Ion, Ion:Ioff ratio, S and meff. The ozone environment was obtained by
setting the oxygen content to 50 p.p.m., the ultraviolet (UV) wavelength to
184.9 nm and UV lamp power to 28 mW cm22 at 254 nm. Note that the devices
were shielded from UV light. Fully transparent and flexible In2O3 NWT devices
using PET (Melinex, DuPont) were also fabricated with a
PET/ITO(G)/Al2O3/In2O3 nanowire/ITO(S/D) structure (Fig. 5a).
The 50-nm-thick Al2O3 layer was deposited at 200 8C. The ITO for the gate
and source/drain electrodes was deposited using IAD. The nanowire lengths
of given transistors between source and drain were obtained from the
FE-SEM image, and account for the angle between the nanowire and the
electrode edges.
CHARACTERIZATION METHODOLOGY
The work function of an as-grown ITO thin film was measured using an AC-2,
RKI Instruments photoelectron spectrometer. The UV-Vis spectra were recorded
with a Varian Cary 1E spectrophotometer. Electrical I–V measurements were
performed using a Keithley 4200 semiconductor characterization system. The
nanowires within a device were imaged with a Hitachi S-4800 FE-SEM following
electrical characterization.
CALCULATION OF MOBILITY AND THRESHOLD VOLTAGE
In contrast with planar transistors in which carrier concentration and mobility
can be determined independently, for example, through Hall effect and
conductivity measurements, the lack of extended lateral geometries in NWTs
dictates an alternative approach for determining mobility. Following the
typical approach used in earlier NWT studies, we calculated a field-effect
mobility (meff ) using a combination of the cylinder-on-plate (COP)
capacitance model Ci ¼ 2p10keff L/cosh21(1 þ tox/r) and the relationship
m ¼ dIds/dVgs  L2/Ci  1/Vds obtained from the MOSFET linear region
model50, where a keff value of 9.0 is the effective dielectric constant of Al2O3,
L is the channel length of the NWTs (1.80 mm for an In2O3 nanowire,
1.66 mm for a ZnO nanowire), r is the radius of the NWTs (10 nm for the
In2O3 nanowire, 60 nm for the ZnO nanowire), tox  18 nm is the thickness of
the gate insulator, dIds/dVgs is the transconductance and Vds is drain voltage. In
the case of flexible and transparent In2O3 NWTs, L  1.79 mm and r  10 nm
are used. Our device geometry consists of the gate dielectric (keff  9) below and
air (keff  1) above the nanowire. A previous comparision51 between electrostatic
simulations and an analytic formula for capacitance (a form of the COP equation
valid for tox r) for a comparable geometry to SiO2/air showed good
agreement between the two capacitances over a range of tox/r from 8 to 40,
provided that a value of keff ¼ 0.51R1SiO2 was used. As our geometry uses a
higher k dielectric constant and smaller tox/r (1.8), the fringing fields are
more tightly confined to the gate dielectric layer. We have therefore chosen to use
keff  1R1Al2O3, which would tend to overestimate the capacitance (because the
appropriate correction factor is greater than 0.5 but less than 1.0), and therefore
underestimate the mobility. The transconductances shown in Fig. 3a,b and
Fig. 4d have been smoothed by polynomial fit to three orders with 20 points fit to
the curve. In order to extract VT, here we used the extrapolated VT (VT ¼
VG(gm_max)2 (ID(gm_max)/gm_max) where gm ¼ @ID/@VG (at Vd ¼ 0.5 V)),
because it gives an accurate VT. The gate voltage at the maximum
gm(Vg(gm_max)), the drain current at the maximum gm, Id(gm_max), and
the maximum gm(gm_max) are obtained from Fig. 3a,c and Fig. 5d.
These values are confirmed with VT values obtained from the Ids–Vds
curve at Vd ¼ 0.1 V.
Received 2 January 2007; accepted 26 April 2007; published 3 June 2007.
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